

LS1511G GLK Schematics

Gemini Lake

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

DY	DUMMY, NOT ASM
DDP/ SDP	Memory down BOM Control
DDR4_ CTRL	Memory down BOM Control
MEM_IDx_x	Memory ID for SW Team (BOM Control)
PCB_ID	PCB ID for SW Team (PCB version)
SKU_ID	SKU ID for SW Team (Model ID)
XDP	Debug Connector
PSL/ Non PSL	Support / Non Support KBC Power Switched Logic
PTC	positive temperature coefficient
EMMC	Embedded Multi Media Card
WLAN/ CNVi	Support WLAN type (PCIe or CNVi interface)
SHARE NON_SHARE	SPI ROM BOM Control

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

LS1511G

applicable without get wistron permission


緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A3	Document Number LS1511G		Rev -1M
Date: Friday, December 27, 2019	Sheet 1	of 106	

Project code :
LS1511G- 4PD0JB010001
LS1514G- 4PD0JC010001
PCB P/N : 19705
Revision : -1M

Gemini Lake Board Block Diagram

External Connector/Socket
Internal Connector/Socket

PCB Layer
L1:Top
L2:GND
L3:Signal
L4:Signal
L5:GND/VCC
L6:Bottom



CHARGER	
HPA02224	44
INPUTS	OUTPUTS
19V_DCBATOUT	BT+
SYSTEM DC/DC	
SY8286B/ SY8288C	45
INPUTS	OUTPUTS
19V_DCBATOUT	5V_S5 3D3V_S5 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC	
BD9515NUXE2	47
INPUTS	OUTPUTS
5V_S5	1V_CPU_VCGI
CPU PMIC	
BD2671MWV	50
INPUTS	OUTPUTS
5V_S5	1V_CPU_VNN 1D05V_S5
CPU PMIC	
BD2671MWV	51
INPUTS	OUTPUTS
5V_S5	1D2V_CPU_VDDQ_S3 1D2V_S5 1D8V_S5
1D2V_CPU_VDDQ_S3	0D6V_VREF_S0
3D3V_S5	2D5V_S3
SYSTEM Load switch	
G2898KD1U/APE8939GN3	40
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
1D8V_S5	1D8V_S0

Blanking

LS1511G

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>CPU (RSVD)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LS1511G</div>		<div>-1M</div>
<div>Date: Friday, December 27, 2019</div>		<div>Sheet 3</div>	<div>of 106</div>

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	LS1511G	-1M
Date: Friday, December 27, 2019		Sheet 4 of 106


Title			
CPU (DDR)			
Size A2	Document Number		Rev
	LS1511G		-1M
Date:	Friday, December 27, 2019	Sheet 5 of	108

VSSGI_SENSE << 47

VCCGI_SENSE << 47


VNN_VCC_SENSE << 50

VNN_VSS_SENSE << 50




SSID = CPU

HDMI



EDP




GPIO42_FLASH_OVR >> 15

ME_UNLOCK << 24


GPIO43_DSI_TE2  99

Check list
10K Ω $\pm 5\%$ Pull-up to 1.8VS3 rail



HDMI



EDP



HV_DDI2_HPD
It is required to enable internal 20k pull up resistor on the HV_DDI2_HPD signals by BIOS.




Layout Notes:
Impedance 85 Ohm and space 20mil,
length <400mil.


15.1.2.5HPD Implementation

The hot-plug detect output from eDP* sink device is a 3.3V active high signal. Since the input on the processor is a 3.3V active low signal, a logic inversion circuit is required on the motherboard. Figure 15-7 shows an example of this implementation.


CPU1C



3.3V (default)






1.8V level
3.3V (default)



1.8V (default)

3 OF 13



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP/MDSI)

Size

Document Number

LS1511G

ev

Date: Friday, December 27, 2019

Sheet 8 of 106

06

Blanking


LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 9 of 106

SSID = CPU


VCCGI
IccMax = 21 A

22U 0805 x 8
22U 0805 x 3(DY)



VNN

22U 0805 x 6
22U 0805 x 2(DY)



LS1511G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size
A4


Document Number
LS1511G

Rev
-1M

Date: Friday, December 27, 2019

Sheet 10 of 106

SSID = CPU



電容位置都要在1D2V_S5 Bottom層Power周圍 (預設DY)

System Rail Name	Power Balls [GND]	Max L from Ball to nearest BSC [0402-1uF]			Max L from Ball to nearest ESC [0402 - 1uF]			Max L from Ball to nearest MLCC [0603 - 22uF *0805 - 22uF #0805 - 47uF]			Max L / R from Ball to VR Bulk [330uF_9mOhm]		
		Back Side Cap	BSC (nH)	Total (nH)	Top Side Edge Cap	ESC (nH)	Total (nH)	Top Side MLCC	MLCC (nH)	Total (nH)	Top Side Bulk	Bulk (nH)	(mΩ)
VCC_1P8V_A	V21,T25,V25,T23,V23,T21 [Y27,Y25,Y23,Y21,T27,V27,P21] AJ23,AG23[AJ25, AG25]	C417 C438	1.36 0.714	0.673									
VCCIOA	AT27,AT28,AT29,AT25,AP31,AT31,AP25 [AM29,AP27,AP28,AP28,AP33,AT33,AP23,AT23,AU28,AM31]	C429 C418	0.475 0.475	0.426	C202 C203	3.72 4.10	3.6	C601 C602	5.12 4.78	4.537			
VDDQ	AP36,AT36,AP38,AT38,AT35,AT18,AP18,AP21,AT20,AT21,BA43,BA41,BA31,BA13,BA15,BA25 [AV39,AR39,AP35,AM38,AT33,AP33,AT23,AR17,AP23,AM23,AM21,AY43,AV33,BC31,AV23,AV17,AV41,AY41,BC25,AY13,AY15]	C412 C428	0.475 0.523	0.223				*C816 *C817 *C821	2.06 4.10 3.30	0.496			
VCCRAM_1P05	AC35,AE35,AE38,AE36,AF28,AF27,AF38,AF36,AC33,AE33 [AE27,AF29,AF40,AG38,AJ38,AC29,AA35,AG35,AJ36,AF25]	C424	0.712					C608	2.89				
VCCRAM_1P05_10	AA36,AA38,Y36,Y38,AC38,AC36 [V38,W39,AF40,W41,T38,AA35]	C405	0.989					C609	3.62				
VDD2_1P 24_GLM	AP20,AL38,AL36 [AM21,AR17,AJ38, AJ36]	C415	0.619		C219	1.78		C610 C611	2.10 2.09	1.978			
VDD2_1P 24_AUD_I SH_PLL	AM18,AL18 [AJ18, AL17]	C435	0.791					#C823 #C824	1.88 1.88	1.75			
VDD2_1P 24_USB2	AJ20,AG18 [AG20, AJ18]	C433	0.747		C217	1.723		C623	2.13				
VDD2_1P 24_MPHY	AC21,AE20,AE21,AF20,AF21 [AG20,AF18,AE18,AA23,AC23,AE23,AF23,AA21]	C442	0.667		C218	1.6		C624	2.08				
VDD2_1P 24_DSI_C SI	AW12[AW10]							C625	2.22				

LS1511G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size A4




Document Number

Rev -1M

Date: Friday, December 27, 2019

Sheet 11 of 106



DDR4 On Board RAM Power Decouple Cap



ODT Signals pins from SoC MEM_CH0_ODT0,MEM_CH0_ODT1 and MEM_CH1_ODT0,MEM_CH1_ODT1 left unconnected

DRAM ODT Pins are connected to Ground Refer Figure S-15

Figure S-15
ODT Signal Connection Diagram



[561280] 4.23.5 KBL-U DDR4 Memory Down Decouplin

Memory Configuration	Power Domain	Decoupling Location	Qty x I _P (size)
DDR4 Memory Down to x16 - 4 devices per Channel	VDDQ/VDD (aborted)	4 or near each x16 DRAM device as possible	32x 1Ip (402) (All stuffed)
		Distributed around the DRAM devices	10x 10Ip (503) (All stuffed)
	VPP	2 or near each x16 DRAM device as possible	16x 1Ip (402)
		Distributed around the DRAM devices	5x 10Ip (503)
	VTT	2 or near each x16 DRAM device as possible	16x 1Ip (402)
		Distributed around the DRAM devices	4x 10Ip (503)

Table 5-14. DDR4 Memory Down (Double-T) Decoupling Recommendation

Memory Configuration	Power Domain	Decoupling Location	Quantity x uF (Size)	Notes
DDR4 Memory Down 1x16 (4 device) Each channel	VDD/VDDQ	4 Per DRAM as close as possible to the VDD pins of DRAM	32x 1µF (0402)	2
		Distribute evenly across domain, close by Drams	10x 10µF (0603)	
	Vpp	2 as near each x16 DRAM device as possible	16x 1µF (0402)	2
		Distribute evenly across domain, close by Drams	5x 10µF (0603)	2
	VTT	2 as near each x16 DRAM device as possible	16x 1µF (0402)	2
		Distribute evenly across domain, close by Drams	4x 10µF (0603)	2

Notes:

1. The decoupling solution can be taken as an reference, suggest customer to perform completed simulation and validation to verify the solution.
2. Total quantity is referring to 2 channels.
3. Decoupling for the DDR4 Memory Down will also be dependent on the DRAM memory requirements itself. Check with DRAM vendor for additional requirements or specifications.

[illegible]

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title DDR (DDR4-SODIMM2_CHB RSVD)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 13 of 106

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR (RSVD) (SODIMM3_SODIMM4)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date <div>Friday, December 27, 2019</div>		Sheet <div>14</div> of <div>106</div>

SSID = STRAP

GPIO	GPIO_27	GPIO_28	GPIO_42	GPIO_45	GPIO_61	GPIO_65	GPIO_66
Schematic							
High	Enable =default=	Enable =default=	Override	Enable =debug=	Enable	Force	Boot form LPC
Low	D =default=	D =default=	N	D =default=	D =default=	N =default=	N =default=
GPIO	GPIO_83	GPIO_84	GPIO_163	GPIO_168	GPIO_172	GPIO_174	GPIO_175
Schematic							
High	Buffer set 1.8v	Disable boot from SPI	1.8v	1.8v	Enable	1.24v	eSPI mode
Low	B =default=	E =default=	3 =default=	3 =default=	D =default=	1 =default=	L =default=

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity	GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_27	GPIO_27	Allow eMMC as a boot source	20K PU	1=enable (default); 0=disable; If platform is using SPI as the boot device, then provide a pull-down for this strap to disable eMMC	GPIO_65	SIO_UART2_TXD	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) Notes: 1. DnX: Download and Execute 2. This strap is a recovery strap for corrupted FW image. This strap will force TXE3.0 to execute a "Download and Execute" (DnX) flow, where it would fetch firmware from a USB stick and re-flash a USB.TXE can do it for BIOS part of FW, but if TXE FW itself is corrupted we need this strap.
GPIO_28	GPIO_28	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.	GPIO_66	SIO_UART2_RTS_N	LPC boot BIOS strap	20K PD	1=boot from LPC; 0=do not boot from LPC (default) Note: The board should strap this low and do not use otherwise
GPIO_42	MDS1_A_TE	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override Note: This strap enables the platform to override security features in the SPI.	GPIO_83	SIO_SPI_0_TXD	LPC 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_45	USB2_OC1_N	Top swap override	20K PD	1 = Enable 0 = Disable (default) Note: Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.	GPIO_84	SIO_SPI_2_CLK	Allow SPI as a boot source	20K PU	1=disable 0=enable (default)
GPIO_61	SIO_UART0_TXD	Enable TXE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) Note: This strap tells TXE 3.0 to bypass Read-Only Memory (ROM) that it has on SoC. If an issue occurs with the boot up code of TXE3.0 before the first patch point this strap enabled the platform tell TXE 3.0 to bypass the ROM causing the issue and go to the patch space instead.	GPIO_163	AVS_I2S1_WS_SY NC	SMBus 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_174	AVS_M_CLK_AB2	VDD2 1.24V vs. 1.20V select	20K PD	1=VDD2 is 1.24V; 0=VDD2 is 1.20V (default)	GPIO_164	AVS_I2S1_SDI	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_175	AVS_M_DATA_2	eSPI vs. LPC	20K PD	1=eSPI mode; 0=LPC mode (default) Note: The default for A0 will be eSPI due to a bug on LPC.	GPIO_168	AVS_HDA_SDI	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
					GPIO_172	AVS_M_CLK_B1	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) Note: Platforms should strap this LOW. Functionality is handled by the PMC.

LS1511G


Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File CPU(STRAP)
Size Custom Document Number LS1511G Rev -1M
Date: Friday, December 27, 2019 Sheet 15 of 106

SSID = PCH


SPI ROM



EMMC






STRAP




intel PDG (567247 ver1.2)
Deleted SD Card Section




VENDOR SUGGESTION







SSID = PCH



APS debug port



32kHz for CNVi pin50



32.768 kHz

XTL 32K X1 CPU
XTL 32K X2 CPU

082.30003.0191

	C1903	C1904
EPSON 082.30003.0191	15pF	15pF
SEIKO 082.30003.0301	15pF	15pF
TXC 082.30003.0231	15pF	15pF

19.2 MHz


XTL 19D2M X1 CPU
XTL 19D2M X2 CPU

082.30001.0181


DEL resistor*2_-1

200KR2J-L-GP

2N7002KDW-1-GP



	C1906	C1907
HARMONY 082.30001.0181	15pF	15pF
TXC 082.30001.0171	15pF	15pF
HOSONIC 082.30039.0051	15pF	15pF



SSID = PCH



Timing diagram for the NMI_SMI_DBG# signal. The diagram shows the signal's behavior relative to other system signals. NMI_SMI_DBG# is shown as a purple line. It has a high-impedance state (HIZ) when the system is in a low-power state (LPG). The signal transitions from HIZ to active low (0) when the system wakes up. The diagram includes labels for various signals: NMI_SMI_DBG#, R2004, DY, Do Not Stuff, SOC_WAKE_SCW, RN2004, SRN10KJ5-GP, SOC_RUNTIME_SCW, BP, TPM_IRQ#, R2005, 10KR2J2-L-GP, XDP_TMS, R2023, 51R2J2-L1-GP, XDP_TIN, R2024, 51R2J2-L1-GP, XDP_TDO, R2006, 150R2J2-L1-GP-U, XDP_PRDY#, R2007, 150R2J2-L1-GP-U, XDP_FREQ#, R2008, 51R2J2-L1-GP, XDP_TRST#, R2025, 51R2J2-L1-GP, and XDP_TCK, R2026, 51R2J2-L1-GP. The diagram also shows the signal's behavior during a reset (RST) event.

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 21 of 106


Blanking

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title CPU (RSVD)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 22 of 106

SSID = CPU




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


LS1511G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			
CPU (VSS)			
Size	Document Number		Rev
Custom	LS1511G		-1M
Date:	Friday, December 27, 2019	Sheet 23 of	106




EC GPIO PH



EC GPIO PL



SPIC: ADT PWR Detection Function V1.3




Model ID BOM Ctrl

PCB VERSION ADP(P98)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
LS1511G	100.0K	100.0K 64.10025.04L	1.0V
LS1514G	100.0K	20.0K 64.30025.04L	2.75V
NA	100.0K	33.0K 64.30025.04L	2.48V
NA	100.0K	47.0K 64.47025.04L	2.34V
NA	100.0K	64.9K 64.4925.04L	2.8V
NA	100.0K	76.8K 64.76825.04L	1.87V
NA	100.0K	215.0K 64.21535.04L	1.048V

PCB VERSION

PCB VERSION ADP(P98)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	1.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
SD	100.0K	47.0K	2.34V
SE	100.0K	64.9K	2.8V
SH	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.05V

Prevent BIOS data loss solution




Nuvoton KBC PSL Power Switched Logic

1. Enter PSL mode (Entry S5 after 10sec):
3D3V_AUX_KBC + OFF (KBC PWR supply)
2. At PSL mode (SPIC: S5<10mV)

PSL mode (AC or DC):		
EC_ENABLE_S	S5_ENABLE	3D3V_AUX_KBC
HL	Low	OFF

PSL Wake (AC or DC):		
EC_ENABLE_S	S5_ENABLE	3D3V_AUX_KBC
Low	HL	ON

EC_GPIO47 High Active




NOVO button Fun define: one key to recover OS.

NOVO button wake KBC at PSL mode.	
KBC_NOVO_BTN	KBC_PWRBTN_SCH
Low	Low

KBC_PWRBTN_BCH: Low
(1) 4sec: PWR
Button shut down
(2) 8sec: KBC reset

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH




EVT DIP

BOM CTRL


TABLE of SPI BIOS1		
VENDOR	P/N	Wistron P/N
MACRONIX	MX25U6473FM2I-10G	072.25647.0001
GIGADEVICE	GD25LB64CSIGR	072.02564.0A01

EVT ASM

Co-Layout Design on BIOS1 SPI ROM Socket



128k byte for FEROM




FEROM
EVT DIP

TABLE of SPI BIOS2		
VENDOR	P/N	Wistron P/N
MXIC	MX25L1006EMI-10G	72.25106.001
WINBOND	W25X10CL5NIG	72.02510.001
Giga Device	GD25D10CTIGR	072.25D10.0B0D



BIOS2 change from DY to stuff
SKT2 change to non-stuff_20190819_BCN

SSID = RBAT



Main Func = Thermal Sensor


Close to Thermal sensor



PTC: BOM CTRL DY

Every Type 3 project need to add PTC circuit.

$5V * 100K / (100K + 40K) = 3.57V$



OBS REASON: Cost of 74.00331.C2F is not competitive. Pls use BCD 74.00331.I2F and TI 74.00331.A2F for instead.

PURE_HW_SHUTDOWN# logic table

signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low

LS1511G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
INT IO (Thermal/Fan)











Size
Custom

Document Number
LS1511G

Rev
-1M

Date: Friday, December 27, 2019 Sheet 26 of 106

AUDIO



Blanking


LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Audio (RSVD) (Audio AMP)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 28 of 106


Speaker/Audio CONN

Speaker CONN

vendor,
If can, SPK trace route with independent
FPC cable can prevent nosie coupling from SPK to headphone.



Near SPK1 (SPEAKER)



Audio_Combo_Jack IO BD

LS1511G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Audio (HP/SPK/MIC Jack)

Size A4 Document Number LS1511G Rev -1M

Date: Friday, December 27, 2019 Sheet 29 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Audio (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 30 of 106

Blanking

LS1511G


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 31 of 106

Blanking


LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 32 of 106

Card Reader



071.05146.M001/SL80N90988AA是Tray 071.GL835.0003/SL80Q58977AA是Taping
 短期:現PSE需求LV315 GM I/O BD(17A62-1)用071.05146.M001/SL80N90988AA
 長期:REALTEK已修改071.05146.M001/SL80N90988AA為Taping , 等Tray盤消耗完, 建替代




main: 068.09002.2001
 2nd: 068.MCF86.2001

CARD DETECT SWITCH



CARD (STATUS)	WITHOUT CARD	INSERTING CARD
SWITH (CIRCUIT)		
DETECT SWITCH	OPEN	CLOSE

SD_CLK_L and CARD_CTRL0 trace length shorter , surround with GND.


SD_CLK_L and CARD_CTRL0 trace length shorter , surround with GND.



OPEN TYPE SD Socket



Test point



LS1511G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title CARDREADER (SDIO/SD Conn)

Size A3 Document Number LS1511G Rev -1M




Date: Friday, December 27, 2019 Sheet 33 of 106

Blanking




LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD) (USB2.0 CONN)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 34 of 106


Main Func = USB3.0 Port1 w/ AOU



Main Func = USB3.0 Port2 NON/ AOU






Test point



Main Func = USB Charger

Port1/ 2 : USB Power



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (USB Charger)

Size A4	Document Number 1615116	Rev 1M
------------	-----------------------------------	------------------

Document Number

LS1511G

Rev	1M
-----	----

-1M

Date: Friday, December 27, 2019 Sheet 36 of 106

Sheet 36 of 106

106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
USB (RSVD) (PCIE to USB3.0)		
Size	Document Number	Rev
A4	LS1511G	-1M
Date: Friday, December 27, 2019		Sheet 37 of 106

Blanking

LS1511G

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title USB (RSVD) (USB3.0 Redriver/USB2.0 Hub)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 38 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Sequence (RSVD)</div>	
Size <div>A4</div>	Document Number <div>LS1511G</div>
Date <div>Friday, December 27, 2019</div>	Rev <div>-1M</div>
Sheet 39 of 106	


PMIC_PWRGD >> 19,46

ALL_SYS_PWRGD << 24


SS_ENABLE	>>	24
PURE_HW_SHUTDOWN#	>>	24,26
PMIC_THERMTRIP#	>>	19,24,46
PLT_RST#	>>	19,24,61,63,68,69
PM_SLP_S3#	>>	19,24,46

PWR P.45


ALL SYS PURGD






THERMAL TRIP PIN NEED CONNECT TO KBC



5V S0/3D3V S0





Test point



DDR3 DRAM PWROK

APL have not DDR3_VCCA_PWRGD & COREPWROK control pin.
APL have not DRAM_PWROK control pin.



LS1511G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Sequence (Power Plane EN)
-------	----------------------------------

Size A2	Document Number LS1511G
------------	-----------------------------------

Date: Friday, December 27, 2019 Sheet 40 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Sequence (RSVD) (DS3/S0ix)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 41 of 106


Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title INT IO (RSVD)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 42 of 106

Main Func = ADT Input

1ST BATTERY CONNECTOR




Connector Pin Alignment(Vendor: Suyin,Aces)

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power


It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:

Total MLCC capacitance at DCIN connector is smaller than 1000pf to avoid LC resonance


DCIN CONN



Test point



MB_Side		Cable
		Max. Current
Pin 1	AD_JK_F	UL10064A WG28# (3A)
Pin 2	AD_JK_F	UL10064A WG28# (3A)
Pin 3	AD_ID	UL10064A WG28# (3A)
Pin 4	GND	UL10064A WG26# (3.8A)
Pin 5	GND	UL10064A WG26# (3.8A)



DCBATOUT: 2~3 empty-pins between signals or other power net.
(Apply to TNB, LNB)

SSID = Charger

PH on EE Side

PWR_SMB_S245HG

PWR_SMB_SWCHG

RMB CHG. IN


PROCHOT*

Pull high on KBC s

PWR_AD_OFF_

3031 ALI, M.

RA



通資創緯





緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Power (Charger_HPA02224RGRR)	
Rev	Document Number	Page


Size	Document Number	Rev
Custom	LS1511G	-1
Date:	Friday, December 27, 2019	Sheet 44 of 106

OFFPAGE-Signal

OFFPAGE-GAP



OFFPAGE



Main Func = CPU_CORE

I2C, Other signals




Table 4-2: Gemini Lake PMIC and SoC Signal Connections

Gemini Lake PMIC Pin	Gemini Lake SoC Pin Name	SoC Pin Type	Voltage Rail
39Q4	TBD	TBD	Output
THERMTRIP#	THERMTRIP_N	J53	Output
PROCHOT#	PROCHOT_N	J54	Output
SLP_S0#	PMU_SLP_S0_N	269	Output
SLP_S3#	PMU_SLP_S3_N	D51	Output
SLP_S4#	PMU_SLP_S4_N	C52	Output
EXTMODE	EXTMODE	C53	Output
TEST0	TEST0	TBD	Output
DDR_SEL0	DDR_SEL0	TBD	Output
DDR_SEL1	DDR_SEL1	TBD	Output
DDR_SEL2	DDR_SEL2	TBD	Output
IRQ#	IRQ#	TBD	Output

Table 4-32 DDR_SEL0,1 selection on VDDQ and LDO_VPP

DDR_SEL2,1,0	DDR selection	VDDQ voltage	LDO_VPP voltage	VFP2A Voltage	VTT Voltage	Description
(L,L,L)	LPDDR3	1.200V	1.800V	1.200V	0.600V	-
(L,L,H)	DDR3L	1.350V	OFF	1.200V	0.675V	LDO_VPP unused
(L,H,L)	LPDDR4	1.100V	1.800V	1.200V	0.550V	-
(L,H,H)	DDR4	1.200V	2.500V	1.200V	0.600V	-
(H,L,L)	LPDDR3	1.200V (VFP2A boot timing)	1.800V	OFF	0.600V	VFP2A merged to VDDQ
(H,L,H)	DDR3L	1.350V	1.800V (SLP_S3_B control)	1.200V	0.675V	LDO_VPP can be used as optional LDO
(H,H,L)	LPDDR4	1.100V	1.800V	1.200V	OFF	VTT unused
(H,H,H)	DDR4	1.200V (VFP2A boot timing)	2.500V	OFF	0.600V	VFP2A merged to VDDQ

LS1511G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **POWER (BD2671MWV_VCORE)**

Size: Custom Document Number: **LS1511G** Rev: **-1M**

Date: Friday, December 27, 2019 Sheet: 46 of 106

Blanking


LS1511G

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power (RSVD)			
Size A4	Document Number LS1511G		Rev -1M
Date: Friday, December 27, 2019		Sheet 48 of	106


Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 49 of 106



VNN[BUCK1], VCCRAM[BUCK3]



VDDQ[BUCK6], V1P2A[BUCK5]




Table 4-32 DDR_SEL0,1 selection on VDDQ and LDO_VPP

DDR_SEL2,1,0	DDR selection	VDDQ voltage	LDO_VPP voltage	V1P2A Voltage	VTT Voltage	Description
(L,L,L)	LPDDR3	1.200V	1.800V	1.200V	0.600V	-
(L,L,H)	DDR3L	1.350V	OFF	1.200V	0.675V	LDO_VPP unused
(L,H,L)	LPDDR4	1.100V	1.800V	1.200V	0.550V	-
(L,H,H)	DDR4	1.200V	2.500V	1.200V	0.600V	-
(H,L,L)	LPDDR3	1.200V (V1P2A boot timing)	1.800V	OFF	0.600V	V1P2A merged to VDDQ
(H,L,H)	DDR3L	1.350V	1.800V (SLP_S3_B control)	1.200V	0.675V	LDO_VPP can be used as optional LDO
(H,H,L)	LPDDR4	1.100V	1.800V	1.200V	OFF	VTT unused
(H,H,H)	DDR4	1.200V (V1P2A boot timing)	2.500V	OFF	0.600V	V1P2A merged to VDDQ

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Power (RSVD)		
Size	Document Number	Rev
A4	LS1511G	-1M
Date: Friday, December 27, 2019		Sheet 52 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 53 of 106



Blanking

LS1511G


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 54 of 106

Main Func = LCD



INVERTER POWER




Layout 40 mil CAMERA POWER




Panel BL brightness/Power En/BL En



1) DCBATOUT: Need 1~3 empty-pin from DCBATOUT to the signals or other power net. (Apply to TNB, LNB)






Camera S150 TO LCD




HDMI

HDMI Passive Level Shifter




Close to HDMI Connector



HDMI CONNECTOR



Test point



LS1511G

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Display (RSVD) DP / DVI</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 58 of 106

(Blank)

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Display (RSVD) Backlight PWR</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 59 of 106

Blanking


LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title INT IO (RSVD) (HDD/ODD)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 60 of 106


WLAN(CNVi)

9560_Jefferson: 2A











R6103.R6105 BOM control to DY



BT




Decap close to device















WLAN1

NGFF_KEY_E_75P



SKT-NGFF75P-66-GP-U
062.10007.0161

062.10007.0161
2ND: 062.10003.0401



main: 83.0005V.CAF
2nd: 83.05725.0A0

LS1511G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			INT IO (WLAN M.2)	
Size	Document Number	LS1511G		Rev
A3				-1M
Date:	Friday, December 27, 2019	Sheet	61	of 106

Blanking


LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD) WWAN</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 62 of 106

Main Func = SSD




SSID = eMMC




EMMC 5.1 (colay)			
	Vendor	Vendor PN	Wisrton PN
32G	Samsung	KLMBG2JED-B041	SE10P00997
32G	SanDisk	SDINBDA4-32-1001V	SE10R38245
32G	Ramaxel	RETMETA32GSBB	SE10S75557
64G	Samsung	KLMCG2KCTA-B041	SE10Q96621
64G	SanDisk	SDINBDA4-64-1001V	SE10R38243
64G	Ramaxel	RETMETA64GDBB	SE10S75555


DCIN/Charger LED C350/S150




POWER BTN LED




NOVO BTN




Test Point



Test Point



Test Point








LS1511G


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LED / Button / Power Button		
Size	Document Number	Rev
A4	LS1511G	-1M
Date:	Friday, December 27, 2019	Sheet 64 of 106


SSID = Touch.Pad




click pad




To KBC Pin77



S151G-11'



S154G-14'



NEED CHECK PINDEFINE

LS1511G



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


INT IO (KB/TP)

Size A3 Document Number LS1511G Rev -1M


Date: Friday, December 27, 2019 Sheet 65 of 106



HP_JACK_IN_HP >> 27
HP_L_JACK >> 27
HP_R_JACK >> 27
MIC_SLEEVE_CODECD >> 27
MIC_RING2_CODECD >> 27




Near AUD1 (AUDIO)



Follow LS1511A AMD

AUDIO JACK SENSE



LS1511G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Conn (USB/AUDIO/CR..etc)

Size
A4

Document Number


LS1511G

Rev
-1M

Date: Friday, December 27, 2019

Sheet 66 of 106

HALL SENSOR




LS1511G

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Sensor (Hall-Sensor)			
Size	Document Number		Rev
A4	LS1511G		-1M
Date: Friday, December 27, 2019		Sheet 67 of	106

Main Func = Debug

Debug Connector



Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Sensor (RSVD) (GYROSCOPE/PRESSURE)**

Size A4	Document Number LS1511G	Rev -1M
------------	-----------------------------------	-------------------

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sensor (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 70 of 106

Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

EXT IO (RSVD) (Thunderbolt(1/3)/Type C Re-driver)

Title		
Size	Document Number	Rev
A4	LS1511G	-1M

Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

EXT IO (RSVD) (Thunderbolt(2/3)/TypeC Controller)

Title		
Size	Document Number	Rev
A4	LS1511G	-1M

Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

EXT IO (RSVD) (Thunderbolt(3/3)/Type C Conn)

Title		
Size	Document Number	Rev
A4	LS1511G	-1M

Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

EXT IO ()RSVD) (TYPEC Power delivery/VBUS)

Title		
Size	Document Number	Rev
A4	LS1511G	-1M

Blanking

LS1511G

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>EXT IO (RSVD)</i>			
Size A4	Document Number LS1511G		Rev -1M
Date: Friday, December 27, 2019		Sheet 75 of	106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (PEG 1/5)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 76 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (DIGITAL 2/5)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 77 of 106

Blanking

LS1511G

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleGPU (RSVD) (VRAM 3/5)		
SizeA4	Document NumberLS1511G	Rev-1M
Date: Friday, December 27, 2019		Sheet 78 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (GPIO 4/5)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 79 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (PWR/GND 5/5)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 80 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD) (VRAM1,2 1/4)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 81 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD) (VRAM3,4 2/4)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 82 of 106

Blanking

LS1511G

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD) (VRAM5,6 3/4)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 83 of 106

Blanking

LS1511G

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleGPU (RSVD) (VRAM7,8 4/4)		
SizeA4	Document NumberLS1511G	Rev-1M
Date: Friday, December 27, 2019		Sheet 84 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (Power_VGA_CORE)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 85 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (Power_others)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 86 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title GPU (RSVD) (EE_Power)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 87 of 106


Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (Discharge/Sequence)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 88 of 106


34.4YP25.001

HS1
STF237R128H34-4-GP




34.4YP25.001

HS2
STF237R128H34-4-GP




34.4YP25.001

HS3
STF237R128H34-4-GP




34.4YP25.001

HS4
STF237R128H34-4-GP




ZZ.00PAD.EJ1

H2
HOLE237R103-GP




ZZ.00PAD.EJ1

H3
HOLE237R103-GP




ZZ.00PAD.EJ1

H4
HOLE237R103-GP




ZZ.SCREW.W91

H13
HOLE233R154-GP




ZZ.SCREW.W91

H14
HOLE233R154-GP




ZZ.SCREW.W91

H15
HOLE233R154-GP




ZZ.SCREW.W91

H16
HOLE233R154-GP



ZZ.SCREW.W91

H17
HOLE233R154-GP



LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
UNUSED PARTS (RF/EMI Capacitors)

Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019	Sheet 89 of	106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD) (NFC)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 90 of 106

Blanking

LS1511G

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title INT IO (RSVD) (TPM)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 91 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD) (Finger Printer)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 92 of 106

Blanking

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
EXT IO (RSVD) (Express Card/PCIE slot)

Size A4	Document Number LS1511G	Rev -1M
------------	-----------------------------------	-------------------

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title EXT IO (RSVD) (Smart Card/COM/PS2)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 94 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title EXT IO (RSVD) (Docking/LPT)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 95 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Commercial (RSVD) (SW GFX eDP)</div>		
Size <div>A4</div>	Document Number <div>LS1511G</div>	Rev <div>-1M</div>
Date: Friday, December 27, 2019		Sheet 96 of 106

Blanking

LS1511G



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Commercial (RSVD) (Intel LAN)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 97 of 106

Blanking

LS1511G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Commercial (RSVD) (LAN Switch)		
Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 98 of 106

DEBUG PORT



```
connect to PWRBTN#
connect where?
```

LS1511G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>Debug (XDP debug)</i>
-------	---------------------------------

Size A4	Document Number LS1511G
------------	-----------------------------------

Rev
-1M

Date: Friday, December 27, 2019 Sheet 99 of 106

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

LS1511G

緯創資通		Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size	Document Number	Rev
A4	LS1511G	-1M

Blanking

LS1511G

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History


Size A4	Document Number LS1511G	Rev -1M
Date: Friday, December 27, 2019		Sheet 101 of 106

Intel-Power Up Sequence




TBD

Intel-Power Down Sequence



Gemini Lake Sequence

Gemini Lake G3 Cold Boot Power-Up



PMIC Sequence







Figure 3. Power on Sequence



PCH SMBus Block Diagram




KBC SMBus Block Diagram




Thermal Block Diagram

TBD



Audio Block Diagram



LS1511G

